- EP105
- 参考价格:
- 发布者:凌晔科技
- 查看更多 EP105 供应商 获取更低报价
查看此店铺所有供求信息 联系人:陈小姐 电话:13544017528 手机:13544017528 地址:广东省深圳市福田区中航路华强广场C座13L 服务: 价格: 综合: 营业时间:全年营业 QQ/微信/Skype: |
详细信息
品牌:微驱
封装:LQFP64
批号:15+
数量:500
描述:Overview
EP105 is a supper high speed 10-bit LVDS (Low Voltage Differential Signal) transmitter capable of transmitting LVDS outputs at 150 Mhz clock rate. The chip adopts Explore’s proprietary eLVDS (Enhanced LVDS) technology which was developed for supper high speed LVDS interface.
EP105 along with EP106 (eLVDS receiver) support single link transmission between the host and the flat panel display up to 1080p resolution. The chip converts 32 bits (10-bits/color, 2 dummy bits) of CMOS/TTL data and 3 control bits into 5 LVDS data streams. At the maximum input clock rate of 150MHz, each LVDS differential data pair speed is 1.05 Gbps, providing a total throughput of 5.25 Gbps. The transmitter can be configured to input clock rising edge or falling edge strobe through an external pin.
Feature
• Support 8MHz to 150MHz clock rates from NTSC to 1080p resolution
• Up to 5.25Gbps bandwidth
• PLL requires no external components
• Cycle-to-cycle jitter rejection
• Programmable data and control strobe select
• Reduced swing LVDS supported
• Power down mode supported
• Pin-out Compatible with Explore EP103
• Single 3.3V CMOS design
• 64-pin LQFP
深圳市凌晔科技有限公司
广东省深圳市福田区华强广场C座13L
TEL:0755-83660559
QQ:869030400
E-mail:869030400@qq.com
封装:LQFP64
批号:15+
数量:500
描述:Overview
EP105 is a supper high speed 10-bit LVDS (Low Voltage Differential Signal) transmitter capable of transmitting LVDS outputs at 150 Mhz clock rate. The chip adopts Explore’s proprietary eLVDS (Enhanced LVDS) technology which was developed for supper high speed LVDS interface.
EP105 along with EP106 (eLVDS receiver) support single link transmission between the host and the flat panel display up to 1080p resolution. The chip converts 32 bits (10-bits/color, 2 dummy bits) of CMOS/TTL data and 3 control bits into 5 LVDS data streams. At the maximum input clock rate of 150MHz, each LVDS differential data pair speed is 1.05 Gbps, providing a total throughput of 5.25 Gbps. The transmitter can be configured to input clock rising edge or falling edge strobe through an external pin.
Feature
• Support 8MHz to 150MHz clock rates from NTSC to 1080p resolution
• Up to 5.25Gbps bandwidth
• PLL requires no external components
• Cycle-to-cycle jitter rejection
• Programmable data and control strobe select
• Reduced swing LVDS supported
• Power down mode supported
• Pin-out Compatible with Explore EP103
• Single 3.3V CMOS design
• 64-pin LQFP
深圳市凌晔科技有限公司
广东省深圳市福田区华强广场C座13L
TEL:0755-83660559
QQ:869030400
E-mail:869030400@qq.com
法律声明:本站只提供信息交流平台,各交易者自己审辨真假,如有损失,本站概不负责。
警方提示:网上买、卖商品要谨慎小心,以免上当受骗。
警方提示:网上买、卖商品要谨慎小心,以免上当受骗。
所有评论
商品评论()
最新评论